

New Paradigm of Nano Device: From More Moore to More than Moore

Wen-Kuan Yeh

Director General Nano Device Laboratories, Taiwan

Commitment · Passion · Innovation

www.narlabs.org.tw

Outline

- 1. Background
- 2. More Moore
- 3. More than Moore
- 4. NDL introduction

The Transistor Revolution (1)

The First Transistor

1947 Bell labs.

The UMC 0.25um Transistor

1999, UMC

The worldwide leadship

2007 Intel



FIG. 1. The first transistor. Brattain and Bardeen's pnp point-contact germanium transistor operated as a speech amplifier with a power gain of 18 on December 23, 1947. (*Bell Labs, Lucent*)



FIG. 2. The UMC post generation 0.25 μ standard transistor (**UMC**)

FIG. 3. The worldwide smallest transistor Gate length 0.045 um. (*INTEL, CPU*)

Keep Structure but Replacing Material!

The Transistor Revolution (2)

TECHNOLOGY GENERATION



Alternative Structure and Material! Source: INTEL 4 Nano 2016, W-K Yeh

Planar MOSFET

Bulk-Si MOSFET:

Desired characteristics

- High ON current (I_{dsat})
- Low OFF current





Moore's Law



Background in Semiconductor Study (1990-2016)

- 1988 ~ 1990: Master of EE degree in NCKU (1.2um TiSi₂ Salicidation), also join tsmc TD in Fab. I.
- 1992 ~ 1996: phD of EE degree in ACTU (0.5 um Selective CVD Tungsten), also join NDL with collaboration with tsmc Fab 4.
- 1996 ~ 2000: join ATD in UMC (develop 0.25um, 0.18um, 0.13um MOSFET, and 90mm SOI MOSFET)
- 2000 ~ join start up of EE department in National university of Kaohsiung. Elected as Chair of EE Department, Dean of Engineering. (with collaboration with tsmc/UMC in 90nm, 65nm, 45nm, and 28nm MOSFET)
- 2014 ~ General director of NDL (focus on 7-5nm device development)

58 years Device Scaling Impact!

58 years on, Norwich City Hall finally gets a new computer



Moore's Law to the end?



Nano 2016, W-K Yeh

Erik Vrielink

Tablet Smart Phone

Apple iPhone 4 Teardown:





i Phone 6s

A9 Image Signal Processor tsmc 16nm FinFET, Samung 14nm FinFET





i Phone 7

A10 Image Signal Processor tsmc 16nm FinFET



Planar Bulk Si MOSFET reach to limit



$SS \sim 60 \text{mV}(1+C_{\text{dm}}/C_{\text{ox}})$

Reducing EOT to increase C_{ox} is not enough to keep gate control ! Drain become dominate control in channel barrier!

Big subthreshold swing! It is difficult to scaling following Moore's Law!

Nano 2016, W-K Yeh

Source: Chenming Hu, July 2011



The steeper sub-threshold slope can also be used to target a lower threshold voltage, allowing the transistors to operate at lower voltage to reduce power and/or improve switching speed

Nano 2016, W-K Yeh

Source: INTEL 2012

tsmc vs. INTEL and Samsung

INTEL 14 nm FinFET



22 nm 1st Generation Tri-gate Transistor



14 nm 2nd Generation Tri-gate Transistor

Samsung 14 nm FinFET



TSMC 16 nm FinFET



Source: INTEL 2014, tsmc 2014, Samsung 2015





Bulk 7nm transistors, with a 30nm pitch (the distance between the front edge of one **Nano 2016**, Taylor and the front edge of the next transistor). IBM Research

INTEL 22nm FinFET



Nano Device Trend



From FinFET (n=2~3) to nanrwire (n=4)

 $L_{eff} > 6 \lambda$ $L_G \sim 1.5 W_{fin}$ $H_{fin} \leq L_G$ $\lambda = \sqrt{\frac{\varepsilon_{Si}}{n\varepsilon_{Ox}}} t_{Ox} W_{Si}$

- Only for channel length 3-4 times larger than the fin thickness, scaling rules are correctly fulfilled and SS parameter has a reasonably low value (60-80).
- Short channel effects can be avoided by reducing the fin thickness (W_{si}) or by reducing the gate oxide thickness (t_{ox}).
- natural length parameter lambda is improved by increasing the number n of gates or by increasing the gate oxide dielectric constant.

Alternative Device Structure Planar → FinFET → Gate-all-around FETs



Alternative Material Si \rightarrow Ge \rightarrow III-V \rightarrow 2D / Graphene



(high mobility channel)

(ultra thin body channel)

Nano 2016, W-K Yeh

[Ref. 1] K. S. Novoselov, et al, Electric Field Effect in Atomically Thin Carbon Films, Science, 306, 666 (2004) [Ref. 2] A. C. Ferrari, et al, Raman Spectrum of Graphene and Graphene Layers, Phy. Rev. Lett., 97, 187401 (2006)

Moore vs. More than Moore

More Moore vs. More than Moore **NARLabs**



More Moore vs. More than Moore



Nano 2016, W-K Yeh

Source: 2015 International Technology Roadmap for Semiconductor

More Than Moore



Need CMOS Technology Compatible!

Nano 2016, W-K Yeh

Source : Fujitsu Organic Energy Device Harnesses Power from In-Door Light & Heat

26

Internet of Things, IoT



MIC predict 2016 lot Market will be USD 620B $^{\rm o}$ end product will $\,\sim$ 190M.

loT requirement

Low Power, Low Cost

IoT Business Model

- Sensors/MEMS
- Advanced package
- Wireless network chip
- High speed AP and MCU
- Lower power management chip



MEMS Device Integration Platform









Silicon Compatible Process

Advantage Package

System in Package (SIP) : wafer-to-wafer chip-to-wafer



Monolithic 3D+IC



1. 15nm Si substrate 3D+IC technology.。

2. Planar to 3D high-k / Metal Gate FET.。

3. ILD Oxide thickness ~300nm.

4. Low thermal budget process.

Summary

For More Moore,

- Scaling technology is getting tough especially for Lithography process!
- New material and new structure is necessary to keep Moore's law on-going!

For More than Moore,

- New thinking for specific application using mature VLSI technology can be more flexible to create new market.
- Technology need compatible with Si-base IC technology and low cost.



National Nano Device Laboratories

Wen-Kuan Yeh

Director General

Commitment · Passion · Innovation

³⁴ www.narlabs.org.tw

National Nano Device Laboratories (NDL)



Commitment · Passion · Innovation



Division of NDL labor based on specialization

NARLabs

Commitment • Passion • Innovation



NDL's Core Facilities



Commitment · Passion · Innovation



NDL Labs NDL¼v¤ù-0824-pc.wmv-±1®

Class 10-100 Clean Room



Commitment • Passion • Innovation



Value Proposition



Commitment · Passion · Innovation

Universities

Support university and industry to enter technology and advanced materials for emerging device.

Set up system to provide use-friendly and effective service for University and industry.

Equipment Manufacturers

NDL



Chip/Die level Nano-Material based NARLabs Device Platform - Multi-Lithography Ommitment · Passion · Innovation



- > NDL's chip/die process is compatible with 65nm standard CMOS fabrication process.
- Optical and e-beam mix-matching could provide accuracy in multi-layer/mask-fabrication for CMOS or CMOS-compatible devices.

Alternative Material/Structure Device

Commitment · Passion · Innovation



Alternative Material/Structure Device

Commitment · Passion · Innovation

FinFET based 2D FET



SiGe based GAA FET



10 nm Lg U-shape MoS₂ FET with Poly-Si Source/Drain Serving Seed



•A U-shape MoS₂ pMOSFET with 10nm channel length •Poly-Si S/D serves as the nucleation seed for CVD MoS₂ Nano 2016, W-K Yeh

NDL Published at IEDM for More Moore (2014-15)



- 1. Si-based channel: Sub-5nm shell doping junctionless FETs /IEDM 2104 ~ 2015
- 2. Ge-based channel: Diamond-shaped Ge nanowire by Dry Etch Technology /IEDM 2015 (highlighted paper)
- 3. 2D material channel: MoS₂ FinFETs /IEDM 2014 ~ 2015



Integration of Ge FIN and III-V FIN on the same Si substrates







InGaAs Fin structure co-integrated with Ge fin on Si

CV characteristics of n-Ge MOS and p-GaAs MOS with the same Al2O3 ALD process.





The interdigitated GaAs/Ge fins formed by etching and Fully integ selective epi. The surface was flatted by mechanical polish. with commo

Nano 2016, W-K Yeh

Fully integrated GaAs and Ge fins with common HK/MG stack around the 3D fin surface

Steep Slope Transistors - NC FinFET



Commitment · Passion · Innovation

Sub-60mV-Swing Negative-Capacitance FinFET without Hysteresis



Fig. 1: (a) Schematic structure of NC-FinFET (b) The capacitance network of $\rm C_{FE},\ C_{MOS}$ determines the voltage gain.



Fig. 4: TEM of (a) planar HfZrOx test capacitor and (b) NC-FinFET with TiN internal gate, HfZrO FE film and TiN gate.



Fig. 12: I_D -V_G of P-type NC-FinFET and of the internal FinFET after 600C anneal (shift to match I_{off}).



Fig. 13: Comparison between subthreshold swing, SS, of P-type NC-FinFET and internal FinFET.

New Memory: Sub-10nm and 3D Stack RRAM



Commitment · Passion · Innovation

20 nm



Atomic Scaled RRAM(Sidewall electrode technology)



NDL Published at VLSI

NARLabs

Commitment · Passion · Innovation



New Integration: Monolithic 3D+IC Technology



Commitment · Passion · Innovation



Low cost, high-speed, high-density IC.



IEDM2013, s29p6.

Record-high 121/62 µA/µm oncurrents 3D stacked epi-like Si FETs with and without metal back gate



2012 IEEE IEDM S33P6

3D Ferroelectric-like NVM/CMOS Hybrid Chip by sub-400 °C Sequential Layered Integration

Yu-Chung Lien¹, Jia-Min Shieh^{1,2*}, Wen-Hsien Huang¹, Wei-Shang Hsieh¹, Cheng-Hui Tu², Chieh Wang² Chang-Hong Shen¹, Tung-Huan Chou¹, Min-Cheng Chen¹, Jung Y. Huang², Ci-Ling Pan³, Yin-Chieh Lai², Chenming Hu⁴, and Fu-Liang Yang¹





IEDM2013, s9p3.

Monolithic 3D Chip Integrated with 500ns NVM, 3ps Logic Circuits and SRAM

TSV-based 3D Chip

Multi-layered monolithic 3D Chip



THE INFORMATION CONTAINED HERE IN IS THE EXCLUSIVE PROPERTY OF NATIONAL NANO DEVICE LABORATORIES, AND SHALL NOT BE DISTRIBUTED THE REPRODUCED

Multi-functional IoT Chips



Commitment · Passion · Innovation



HE INFORMATION CONTAINED HERE IN IS THE EXCLUSIVE PROPERTY OF NATIONAL NANO DEVICE LABORATORIES. AND SHALL NOT BE DISTRIBUTED THE REPRODUCED, OR DISCLOSED IN WHOLE OR IN PART WITHOUT PRIOR PERMISSION OF NATIONAL NANO DEVICE LABORATORIES.

Low Cost 3D⁺ Device



2013~2015 IEDM 3D⁺ device 1E-4 Our work 2015 **NMOS** Our work 2014 **PMOS** 1E-5 ▼Our work 2013 c-Si ★CEA-leti VLSI 2015 **Top Device** AL-O-▲P.Lee Trans. On Elec. Dev 2010 1E-6 W/L=39/28nm LT Epi-like Si pseudo-substrate ♦ Sung-Jin Choi on VLSI 2010 ★ NARLabs Low cost 3D⁺ device l_{off}(A/um) W/L=20/30mm 1E-7 W/L=50/52nm ILD 1E-8 300 nm epi-like Si 1E-9 Bottom Device TiN ,Al,Oa W/L=38/34nm 1E-10 LT Epi-like Si pseudo-substrate ★ W/L= 50/140nm 50 nm (VG - VT = 1.6 V)20/1um 1E-11 100 200 300 400 500 600 **I**_{on}(μ**A**/μ**m**) Achieved by low thermal budget laser process oxide HfO. HfO. TaN TiN SiO₂ NiSi 52nm D S 5nm Al₂O₃ epi-like Si 14nm epi-like Si Poly Si 20nm SiO, 30nm SiO₂ 20nm

2013 IEDM 3D+ UTB

2014 IEDM e-S/D FET

2015 IEDM Nanowire FET

NDL 3D+ IC MilestonePublished at IEDM

ILD

ILD

ILD

bulk S



Commitment · Passion · Innovation



Novel 140°C Hybrid Thin Film Solar Cell/Transistor Technology (2010-IEDM)



3D Ferroelectric-like NVM/CMOS hybrid chip (2012-IEDM)

2010-2012



Monolithic 3D Chip integrated NVM, logic circuit and SMAM (2013-IEDM)



Ge/Si monolithic 3D-IC with stacked SiGeC ambient light harvester (2014-IEDM) (High-light paper)



TSV-free Monolithic 3D-IC with Heterogeneous Integration for IoTs (2015-IEDM) (High-light paper)



Recorded-high on currents 3D stacked epi-like Si FETs (2013-IEDM)

2013



2014

Monolithic 3D⁺ nanoelectronics for IoTs Using Local and Selective FIRLA Technology (2015-IEDM)

2015

52

Self-power application

Integrate Solar cell, Memory and Logic circuit!





Indoor-lighting 3D - Positioning

> Battery-less Photovoltaic RF Tag 3D-positioning demonstration under Indoor Environment (600lux)

"Solar, in-house light



Self power IoT

Power Gas Sensor Platform NARLabs



THE INFORMATION CONTAINED HERE IN IS THE EXCLUSIVE PROPERTY OF NATIONAL NANO DEVICE LABORATORIES. AND SHALL NOT BE DISTRIBUTED THE REPRODUCED, OR DISCLOSED IN WHOLE OR IN PART WITHOUT PRIOR PERMISSION OF NATIONAL NANO DEVICE LABORATORIES.

54

Rapid screening detection sensol
RLabs- Pathogens



Rapid screening detection sensor labs - Cancer 承諾·熱情·創新

- * Rapid: ~2 hr isolation time
- * High purity
- * High recovery: > 80%







(a) Lung adenocarcinoma cells and blood cells separated from the resulting image in the micro- flow channel, (b) A single- cell lung cancer is to catch up with the micro-structure of the positioning result, and (c)published on a Chip as a Back Cover •

Metrology Analysis Service

承諾·熱情·創新

NARLabs





International Laboratory Accreditation Cooperation (ILAC) Mutual Recognition Arrangement

Our technical capabilities have reached international standards and commensurable techniques with other 60 accredited laboratories in 73 countries over the world.

High-Frequency Measurement Capability



Commitment · Passion · Innovation

Comprehensive measurement services for high-speed/highfrequency devices and circuits up to 220 GHz

- RF/MW/mmW Circuit Measurement up to 220 GHz
- S-parameter Measurement up to 500 GHz
- Noise Parameter Measurement up to 90 GHz
- Load-Pull Measurement up to 94GHz
- High Voltage/High power Device and Circuit Measurement



220 GHz S-parameters Measurement System



60-90 GHz Noise/Load-Pull Measurement System



High Power Device Measurement System, up to 3000 V, RT to 200 °C

Cooperation with Research Team^{bs}

New Structure

National Chiao Tung University (I-RiCE) National Taiwan University National Tsing Hua University National Sun Yat-sen University University of California, Berkeley Tohoku University TSMC UMC

New Application

National Tsing Hua University (Minor Alliances : Academia and Industry) National Cheng Kung University National Sun Yat-sen University Leland Stanford Junior University MXIC AUO Motech Liteon Foxconn

New Material

National Taiwan University (Major Alliances between Academia and Industry) National Chiao Tung University (I-RiCE) National Tsing Hua University National Cheng Kung University (tsmc-NCKU R&D Center) National Central University National Taiwan Normal University King Abdullah University of Science and Technology University of California, Berkeley ITRI NANMAT

Ulvac

Possible Cooperation Topic **NARLabs**

承諾·熱情·創新

Nano-Devices

- Ge/SiGe and III-V FinFETs & Nanowire/ GAA FETs.
- 2D FET (MoS₂, WSe₂, Graphene, Silicene), Spintronic.

Process Technologies

- Low temperature activation (MW, laser)/ contact/ Junctionless
- high-k material /Metal Gate
- Monolithic 3D CMOS/ heterostructure Integration.
- RRAM, MEMS, solar cells, photonic, bio-chips (Si substrate).
- Ambient charger (light, heat, vibration, microwave).
 Equipment and materials
- Joint development.
- Test and evaluation.

International training program

Why Partner With Taiwan

- Fully eligible to participate in Horizon 2020
- Bring funding from Taiwan
- Contributes unique expertise into the projects
- Access to markets and networks in Asia-Pacific

Taiwan's H2020 Partner Countries

Number of Projects



Find Partners in Taiwan

NCP Taiwan website: <u>https://www.ncp.tw/en/</u> Find Partners in Taiwan by H2020 Research Area: <u>https://www.ncp.tw/en/faq/</u>



NARLabs

Commitment · Passion · Innovation

Thanks for your attention !